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ABSTRACT
This paper presents the results of effort® t© iflspleme&t a hybrid
control system at the U. S. Naval Postgraduate School, The salieirat
features of this effort are use of real tins* digital eonnpuitor pro-
gramming, digital determination of iiastaKitaBiieoiyjs state varlafeles 9 axud 8
using the foregoing feature® to deimoinsgstrate optimum c©mitif®l of a
second order system. It was found that the techiaiqiyae® employed w®\aid
control the second order system;, aiad that the derivative of a variable
could be determined with the digital eipiipoiei&t.
The computer programs for accomplishiag this effort are iaclUuded
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The purpose of this work was to implement a hybrid control system
at the U. S. Naval Postgraduate School.
The control problem was approached ass>uimi&g that a prospective
control policy would require instantaneous knowledge of state variables
which could not be obtained from the analog smh~ system. States needed
to implement the control policy would therefore be calculated by the
digital computor.
In order to achieve control and obtain the states (£.e. 9 deriva-
tives) it was necessary to be able to determine with considerable
accuracy the times required to sample and to compete. Also M appropriate
constant time floating point arithmetic and converting procedures had
to be developed.
In addition, it was desired to determine what effects on state




The system under consideration is shown in Fig. 1„ The digital
computer was a Control Data Corporation 160. The memory capacity is
4096 twelve bit binary word with a storage cycle time of 6 = 4
microseconds. Operation is controlled by a program internally stored
in sequential locations. More complete information including a
listing of computer instructions is contained in Ref e 1.
The plant was simulated on a PACE TR 10 Electronic Associates
Incorporated analog computer. It is a twenty amplifier computer with
a saturation level of + 10 volts. The power supply is regelated to
+ 10 millivolts. Further information may be found in P.ef . 2.
The A/D and D/A converters were designed and constructed at
the U. S. Naval Postgraduate School using Digital Equipment Corpora-
tion modules. The principle of operation is successive approximation
conversion. The analog capacity was co -10 volts with a sensitivity
of 2.4 millivolts per bit. The digital ranges 0000 to Zlll and 4000







Of the factors to be considered in the implementation ©f a hybrid
control system one of the more important is the time scaling of the
digital computer,, Normally, time 1$ not one of the criterion of digital
computer programming, but when the computer is used as part of a control
system, it must be time scaled to be compatable with the remainder of
the system. Often this time scaling is referred to as computing in
"real" time; that is, the time scale of the analog system. The follow-
ing discussion presents some of the aspects of digital time scaling*
All digital programs must be written so that the time required
for the program is independent of the magnitude of any input or computed
variables. In many cases this involves padding the shorter paths to
equalize all path times to that of the longest path in a particular
operation. As a note of caution, care should be exereis&d to avoid a
prohibitive delay which would negate the value of the program.
Any library routine used in a compensation program must meet this
constant time requirement. In most cases this was not one of the original
requirements, meaning the routine must be rewritten. This has been done
for the floating point add, subtract, multiply and divide and the fixed-
to- floating point and floating- to- fixed point conversion routines.
These are presented in App. I as the Constant Time Floating Point
Arithmetic Package.

In writing constant time program® for the CDC 160 the cycle time
was used as a basis. Each of the CDC 16© instruction® rehire® one
to three cycle times for execution. By writing program® so that all
possible paths contain the same number of cycle® the constant time
requirement was satisfied. Knowing the cycle time^ the program time
was calculated.
Although Ref. 1 state® the cycle time for the CDC 160 is 6.4
microseconds » it was found that the actual time may vary slightly
from that value. In the case of program® which contain several
hundred cycles the difference may become significant. By timing the
below program,, which contain® 20 x 10® cycles^ with a stopwatch the
cycle time may be determined.
1000 2600 Ice 00
1001 2341 2341 1011 4512 4512
1002 4213 stf 13 101
1003 2600 lec 00
1004 7640 7640
1005 4211 stf 11
1006 5610 aof 10
1007 6501 nzb 01
As another consequence of the constant time requirement
j
satellite equipment used with the computer must be tested for operation
time. To illustrate, consider the analog to digital converter. There
is a time delay between the time an input i® called and the time the
input is inserted into the computer. During this delay the computer
cannot be used for other purpose®. This time delay must he found ®o
that it can be taken into consideration in computing total program
time. To determine the delay, run a program of the input routine re-
peated several times and with a stopwatch time the program. Knowing

the total number of analog to digital conversions and the time fox
these conversions , the time per conversion can be calculated > A







The process description is
3 - P ©(K) + D U(K) IV-
1
where F «[qo] and D - [J] ,
and in sampled form is
© (K + 1) - eFT ©<K) + * n^n} IV-2
Let tt = e*T = I + FT + 4J3L + —
I . - I + FT + (F) (F) 1- + —
2




- fj eF^> D dt
Substituting into the process equati®m» we ©btaim
©(K +1) - I X (K) + U <K) IV=5
It is now desired to get the reference position in 2 samples
(1) - I © (0) + U
© (2) - I © (1) + U





x (o) + L





Letting Ujj - -aj_ © (n) -a£ © (n) 9 &nd IV-
7
expanding IV-7





© (0) « T U(0) + T U(l) (x T/2)
iv- eb
Simultaneous solution of these equations gives
u(o> - - Moi _ LJJS1

or generally, U(K) - - *§r - ? fT^"'
8
IV-8
the desired control policy. This policy will force the second order
system to its reference position in two sampling periods (2f). (The
sampling period (T) should not be confused with that alluded to in
the state generator discussion in App. II)
2. Memory Required
All lower memory, except 10-71 „
Upper memory - 164g cells.
3. Subroutines Required
Floating Point Arithmetic Package.
State Generator Program with the "Divide-by-Four" subroutine which
it requires.
4. Special Features
The sampling period (T) is adjusted by manually entering the
desired counting value in cell 2430 (as the program 1® herein listed).
1712 for T=l second, and 730 for T=% second.
When the sampling period T is changed, the equivalent floating
point number must be entered into cells SO and 51, and its square into
cells 52 and 53. These entries give the proper gain value for the
chosen sampling period.
5. CDC 160 Computer Control Program
The program to implement the control
3

Summary of Cell Allocations
(including detail of lower memory)
0100 - 1703 floating point aritlhmtetic package
1704 - 1730 Divide-by-
4
1731 - 1760 2T/3 computation
1761 - 2303 State generator
2304 - 2414 Control Policy including
Lower Memory
01-04 floating point arguments
06 program loop-closing jump
07 subroutine return jumps
10-1 00 & L floating point forcing fct
12-3 TE2U & L 3&/2T
14-5 TE1U & L 6/T2
16-7 2TD3U & L 3/2T
20 U forcing function
21- 2-3 9A„ 9B y 9C
24-5 9B~©A y 9C-9B, resp.
26 (9C-9B) - (9B-9A)
30-1 (9B-9A) & L
32-3 9BDU & L
34-5 (9C-9B) U & L
36-7 9CDU & L
40-1 (9C-9B) - (9B-9A) U & L
42-3 9CDDU & L
44-5 A TO & L
46-7 A T2U & L
50-1 TO & L
52-3 T2U & L
54-5 2U & L
56-7 3U & L











1731 205*+ ldd 5^
1732 U001 std 01
1733 2055 ldd 55
173*+ U002 std 02
1735 2050 ldd 50
1736 U003 std 03
1737 2051 ldd 51
17^0 Uoo^ std OU
17^1 0101 pta
17^2 060^ adn 0^
17^3 U007 std 07
17^ 706^ jpi Sh
17^5 2056 ldd 56
17^6 U003 std 03
17^7 2057 ldd 57
1750 uoou std OU
1751 0101 pta
1752 060^ adn 0*4-
1753 l«}07 std 07
175^ 7065 JPi 65
1755 2001 ldd 01
1756 U0l6 std 16
1757 2002 ldd 02
1760 ^017 std 17





2305 0605 adn 05
2306 U007 std 07
2307 2023 ldd 23
2310 7066 Jpi 66 QC to floating point
2311 2052 ldd 52
2312 U003 std 03
2313 2053 ldd' 53
23lU UOOU std OU
2315 0101 pta
2316 060^ adn ' OU
2317 ^007 std 07
2320 7065 Jpi 65 0(K)/T 2
2321 2001 ldd 01
2322 UOlU std lU
2323 2002 ldd 02
232U 1+015 std 15
2325 2036 ldd 36
2326 U001 std 01 .
2327 2037 ldd 37
2330 U002 std 02
2331 2016 ldd 16
2332 1+003 std 03
2333 2017 ldd 17
233^ Uoou std Oh
2335 0101 pta
2336 060U adn OU
2337 U007 std 07
23^0 7065 Jpi 65 DOT/(2T/3)
23Ul 2001 ldd 01
23^2 U012 std 12
23^3 2002 ldd 02
23W+ U013 std 13
23^5 201k ldd lU
23U6 U003 std 03






2350 i^OOU std OU ,
2351 0101 pta
2352 O60U adn Ok
2353 U007 std 07
235*+ 7063 Jpi 63 add to form -U
2355 2001 ldd 01
2356 U010 std 10
2357 2002 ldd 02
236o U011 std 11
236l 0101 pta
2362 060U adn Ok
2363 1+007 std 07
2361+ 7067 Jpi 67 -U to fixed point
2365 1600 sec
2366 7777 7777 complement gives +U
2367 1+020 std 20
2370 7500 exf 00
2371 2U01 21+01
2372 730U out Ok output U
2373 0021 0021
237*+ 6103 nzf 03
2375 6002 zjf 02
2376 0020 0020
2377 2200 ldc 00
2^00 1712 1712
2U01 1+211 stf 11
2^02 2200 Idf 00
2U03 0117 0117
2l+0U 0701 sbn 01
2^05 6501 nzb 01
2U06 220k ldf Ok
2U07 0701 sbn 01
2U10 6507 nzb 07
21+11 6202 pjf 02
2U12 0000 0000
2^13 7006 jpi 06 jump to close main '.





The programs for generating the state variable (App. II) and
control function (Chap. IV) were tested using the circuits shown in
Figs. 2 and 1, respectively.
The TR-10 biasing levels, Fig, 2, for closed loop control were
very sensitive. A small error yielded completely erroneous results
This was not a problem in the state variable test. The llmiter was
provided to protect the A/D converter from input® beyond its range
(0 to -10 volts). The linearity of the A/D and D/A was determined
to be satisfactory before operating the system. Initial conditions
were chosen to avoid saturating the voltage limits (e.g. KI(0) &L
also, saturation of the float- to- fixed point program will occur when-
ever the floating point number exceeds the largest possible positive



























The program for generating the first derivative is shown in
App. II. Using this program and the system of Fig. 2, the average
peak- to-peak noise level is about 2.0 volts. Except for the noise
effects, the derivatives obtained were reliable. Any error in
amplitude and/or phase being within the noise envelope as shown in
Fig. 3.
The program for implementing the control policy is shown in
Chap. IV. The results of testing this program with an imbedded
step are shown in Fig. 4. If noise is relatively low at the Instants
of sampling, the control is nearly ideal;, as in Fig. 4a. However,
when noise is appreciable the result obtained is like that shown in
«
Figs. 4b and 4c. Fig. 4b shows the effect of noise making the term
of the control policy too large, while Fig. 4c shows the effect when
8 is made too small.
15
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The control policy has been demonstrated to be effective when
noise is not a significant factor* This is seldom the situation. The
policy as implemented here is very sensitive to noise ©f the level of
several millivolts.
It was further demonstrated that a good first derivative could
be digitally determined, but is very sensitive to input noise.
It was not possible to determine the major source (s) of noise,
but the test signal generator was highly suspect <> The generator
probably has a high frequency ripple of several millivolts in its
output, thus giving the noisy results previously discussed.
Improvement of the results obtained here can be obtained either
by eliminating noise or turning to more sophisticated programming,
such as predictor-corrector schemes. Noise elimination is all but
impractical except in the laboratory. More sophisticated programs
will result in much higher "costs" than the programs presented here.
These costs will be mainly in computer usage- time and memory space
required. Also, while the program utilized here was almost instan-
taneous,, some of the more sophisticated ones may involve significant
time (phase) delays for which adjustment will be necessary.
19

Further investigations along the approach used here should
initially determine the noise characteristics of all equipments





lo C©ntr<©l Data C©rp©rati©ta 8 CDC 160 Computer Pr©granmiiag Mara&al,
2» Electronic Associates^, Inc, PACE TR<=1© Transistorized Analog
3, Lecture Nates 8 Course EE°414A8 H, A„ Tittt«B Uo S, Naval




CDC 160 CONSTANT TIME FLOATING POINT
ARITHMETIC PACKAGE
The Coastant Time Floating Point Package contains routines for
fixed point to floating point and floating point to fixed point con-
versions and floating point add 9 subtracts, multiply and divide
.
These subroutines have been programmed so that the same amount of time
is required for each operation regardless of the magnitude of the in=
put quantity, The following paragraphs contain some general informa-
tion and notes on the package and its use.
1„ Floating Point Number Format
The floating point number consists of eight octal digits and re-
quires two- storage cells,, One cell (lower) contains the significant
figures of the number. To form a positive floating point number the
fixed point octal number is written in binary form and the binary
point shifted to the left of the first significant (one) bit. The
octal number of shifts required added to 2000g becomes the upper
portion of the floating point number. The lower portion is the signifi-
cant bits in octal form, with the binary point understood to be at the
left. To form a negative floating point number the same procedure is




- Oil 111 010 001. 2
3721 g - .111 110 100 0102 x 2 8





The positive floating point iw*ber i®
^542 a°d the negative
is 576418 0135 l
2o Significant Figmiges
Ls package recognizes the following configyrations as zero:
Loweif mm XXXX 0000
In the interest ®f conserving time the last significant figure has
not been romped ©ff in any ©f the routines in this package , In the
floating^ fc@~£iaeed point conversions
B if the magnitude of the number
exceeds capacity of the computer in fixed point 8 the output will be
3?11q if the number is positive or 4©00g if the number is negative.
3. Cells ,,ReqHjjired
The package requires the following cells t
0)2 X lower stowage
©3 Y upper stowage
04 Y lower stowage
07 XXXX return jump address
to 1703 floating point package
The following routines are recommended for jumping into the
Fixed point to floating point conversions
0101 pta XX is the number of the cell in which the
15 adn 05 fixed point number is stored
„
20XX Idd XX YY is the number of the cell in which the






010 I pta XX is the Muafoer of the cell in which the
0604 adn 04 jyrap addrtss of the operation is stored,
?0XX jpi XX
In each case control is returned t© the main program at the address
following the jpi instruction,
5 , Snjasroary
JUMP DESCRIPTION ANSWER TIME
(CODE) ADDRESS IN CYCLES
Fixed to 0100 (A) -*- X 01 167
floating point 02
conversion.





Floating point 0317 X - Y 01 319
Floating point 0323 I + Y 01 303
02
(FAD)
Floating point 1315 X x Y 01 674
multiplication 02






FLOATING POINT ARITHMETIC PACKAGE
OlOO U002 std 02
0101 0513 lcn 13
0102 ^255 stf 55
0103 0U00 ldn 00
010U U25^ stf 5^
0105 U001 std 01
0106 2002 ldd 02
0107 U2U7 stf U7
0110 620U pjf ok
0111 2U02 led 02
0112 lj£02 std 02
0113 62OI+ pjf ou
OllU 0U01 ldn 01
0115 U2U3 stf U3
0116 2002 ldd 02
0117 6033 zjf 33
0120 5^01 aod 01
0121 5636 aof 36
0122 U^02 srd 02
0123 6603 pjb 03
012h 2200 ldc 00
0125 20lU 20lU
0126 3^01 sbd 01
0127 U001 std 01
0130 2226 ldf 26
0131 6205 pjf 05
0132 2U01 led 01
0133 U001 std 01
013^ 2*4-02 led 02
0135 U002 std 02
0136 2222 ldf 22
0137 3620 sbf 20
01*4-0 U221 stf 21
01U1 6010 zjf 10
01U2 2217 ldf 17
01U3 0701 sbn 01




FX-FL. Store fixed point number in cell 02.
Set count 1 with 13
•
Zeroize count 2 and cell 01.
Store fixed point number for later sign check.
Number is negative, .complement and restore
Add one to count 2 to equi lize positive an^
negative paths.
If number is zero jump fo:~ r 'rd.
Shift cell 02 until first bit is a one bit. ,
For each shift add one to cell 01 and
count 1. Cell- 02 now contains the lower
part of the floating point number.
Subtract cell 01 from 201 1-!- to form the upper
part of the " oatiiig point number and
restore
.
Check sign of original number.
Number is negative, complement upper and
lower parts and restore.
Form count. Count = ^ vor'of delay loops
- Count 2 - Count 1
No delay loops are necessary.
Delay loops to equalize time.
A-4

0150 6506 nzb 06
0151 7007 Jpi 07
0152 0U15 ldn 15
0153 0300 nop
015U 0300 nop





0162 2001 ldd 01
0163 k26o stf 60
016K 6305 njf 05
0165 0UO1+ ldn OU
0166 0701 sbn 01
0167 6501 nzb 01
0170 6005 zjf 05
0171 2^01 led 01
0172 U001 std 01
0173 2U02 led 02
017U U002 std 02
0175 2002 ldd 02
0176 6051 zjf 51
0177 2001 ldd 01
0200 3600 sbc 00
0201 2000 2000
0202 60h6 zjf U6
0203 63I+6 njf k6
020U U2U0 stf Uo
0205 Ollh sbn lU
0206 U237 stf 37
0207 6202 pjf 02
0210 6302 njf 02
0211 6lUl nzf Ul
0212 0U00 ldn 00
0213 U233 stf 33
02lU 2630 lef 30
0215 U227 stf 27
0216 U1402 srd 02
0217 U627 srf 27
0220 5626 aof 26
0221 5623 aof 23
0222 650U nzb Ok
0223 2222 ldf 22
022U 6006 zjf .06
0225 0U0U ldn OU
0226 0701 sbn 01
0227 6501 nzb 01
Return jump to main program.









FL-FX. Load upper part of floating point
number and store as sign check. *
Number is positive. Time delay to equalize
positive and negative paths.
Number is negative. Complement upper and
lower parts and restore.
If number is zero jump to 02h"J
.
Subtract 2000to find exponent: If positive
store on shift.
Exponent is zero. Jump to 0250.
Exponent is negative. Jump to 0251.
1
Subtract lU from shift and stow result
in count. Count .= No. delay loops.
If count is positive, number will exceed
capacity. Jump to 0252.
,
Zeroize mask and form complement of shift,
Shift cell 02 shift number 'of times. At
same time form mask.
'1 *
















































































































































Mask cell 02 and restore. ,'Ce,11 02 contains
the fixed point number.
Check sign of original number. If negative
complement and load in A register. If
positive load in A register. Re-









Floating point number is zero. Load zero
in A register, delay and return jump
j
to main program.
Floating point number is larger than 0.5 and
less than 1. Load 0001 in A register,
delay, and return jump to main program.
Floating point number is greater than zero
but less than 0.5. Load zero in A re-
gister, delay and return jump to main
,
program.
Floating point number exceeds capacity of
computer. If number is positive load
3777 in A register, if negative load
UOOO, delay, and return jump to main
A-6

0310 23^5 ldb ^5 program.
0311 630U njf Ok
0312 2200 lldc 00 '
0313 3777 3777 .
031^ 7007 jpi 07
0315 2702 lcb 02
J)3l6 7007 jpi 07
0317 2003 ldd 03 • FSB. Zero check Y upper and lower. If
either are zero jump to FAD. If both
are non-zero, complement, restore and
jump to FAD.
0320 610U. nzf OU
0321 U003 std 03
0322 0300 nop
0323 6003 zjf 03
03 2U 2U03 led 03
0325 U003 std 03
0326 200U ldd 0^
0327 610U nzf OU
0330 U001+ std.oU
0331 0300 nop
0332 6003 zjf 03
0333 21+0U led OU
033^ UOOV std OU
0335 2001 ldd 01
0336 6017 zjf 17
0337 6353 njf 53
03*+0 2002 ldd 02
03^1 6016 zjf 16
03^2 2003 ldd 03
03^3 60U2 zjf U2
03W- 6305 njf 05
03^5 2001+ ldd 0^
03U6 60Ul zjf lU
03V7 7101 jfi 01
FAD. Sign and zero check X.
X is positive and non- zero. Sign and
zero check Y.
X and Y are positive and non-zero. Jump
0350 1077 1077 to. 1077.
0351 2001+ ldd OU
0352 6035 zjf 35
0353 7101 jfi 01 X is positive and Y is negative. Both
035^ 0653 0653 ' are non-zero. Jump to 0653.
0355 2001 ldd 01 Time delay. NOTE: X is zero for 0355
0356 2001 ldd 01 to'OUoU.
0357 2003 ldd 03 Zero check Y upper.
0360 6105 nzf 05
0361 0^02 ldn 02 Time delay.
0362 0701 sbn 01
0363 6501 nzb 01
O^Sk 6010 zjf 10
0365 U001 std 01 Y upper non-zero. Store in cell 01.
0366 200U ldd 0^ Zero check Y lower.
0367 6006 zjf 06
A-7

I0570 U002 std 02
0571 2200 ldc 00
0572 02.15 0215
0575 0500 nop
037k 6106 nzt 06
0575 nj./v tie . 00
0576 U001 std 01
0577 U-002 std 02
0U00 2200 ldc 00
0*K)1 0212 0212
0U02 0701 sbn 01
0U03 6501 nzb 01
0U0U 7007 jpi 07
0U05 2005 ldd 05
0U06 2005 ldd 05
0U07 2200 ldc 00
0!+10 02l6 0210
0U11 6507 nzb. 07
0U12 2002 ldd 02
0'+l5 6U.3U zjb 3^
0U1U 2005 ldd 03
0U15 6U10 zjb 10
0U1S 6.205 PJf 05
0U17 200U ldd 0J+
0U20 6U11 zib 11
Y lover is non-zero. Store in cell 02.
Answer is now in cells 01 and 02. Delay
and return jump to main program.
Answer is zero. Load zero in cells 01 and
02, delay and return jumgs-to main
,
program.
Y is zero. Delay and, return jump to main
program. ' '
Zero check X lower. NOTE: X is negative
for 0U12 to 0U2U,
Zero and sign check Y upper.
Y is negative. Zero check Y, lower.
0U21 7101 jfi 01 X and Y are negative. .Jump to 1105
.
0U22 1105 1105
0^23 2O0h ldd 0^ Y is positive. Zero check Y lower.
0U2U 6U15 zjb 15
OU25 2U01 led 01 Subtract upper parts and store result
OU26 3U03 sbd 03 in count 1. NOTE: OU25, to 0652 is
0U27 ^275 stf 75 X negative and Y positive routine.
0U30 6077 zjf 77 Exponents equal. Jump to 0527-
0U5I 6277 PJf 77 X exponent larger. Jump to 0530.
OU32 06lk adn Ik Add Ik to count 1 to form shift.
OU33 6056 zjf 56 Y is much larger than X. Jump to 0511.
0^3*+ 6356 njf 56
OU35 1600 sec 00 Complement and restore shift.
0U36 7777 7777
0U37 U266 stf 66
OUUO 0U00 ldn 00 Zeroize mask.
Ol+Ul ^265 stf 65
G :',U2 UU02 srd 02 Shift X lower to equalize exponents.
1+U3 U663 srf 63 Form mask. No.- of shifts = shift.
Okkk 5662 aof 62
0UU5 5660 aof 60
0kk6 650k nzb 0U
0W7 2^-02 led 02 Mask and restore X lower.
A-8

0U50 1256 lpf 56
0U51 U002 std 02
0U52 0513 lcn.13
0U53 ^253 stf 53
0U5U 200k ldd OU
0H55 3^02 sbd 02
0U56 1+002 std 02
0U57 6206 pjf 06
0U60 2003 ldd. 03
0U61 U001 std 01
0U62 0U01 ldn 01
0^63 0701 sbri • 01
0U6U 6010 zjf 10
0U65 56U1 aof 1+1
01+66 kk02 srd 02
0U67 6602 pjb 02
0U70 2636 lcf 36
0U71 0713 sbn 13
0U72 3003 add 03
Oi+73 14-001 std 01
0U7I+ 2230 ldf 30
0U75 6006 zjf 06
0U76 OUoU ldn Ok
0U77 0701 sbn 01
0500 6501 nzb 01
0501 5623 aof 23
0502 650*4- nzb Ok
0503 2223 ldf 23
050U 600^ zjf Ok
0505 1+220 stf 20
0506 5620 aof 20
0507 6502 nzb 02
0510 7007 jpi 07
0511 0300 nop
0512 2003 ldd 03
0513 1+001 std 01
051U 2001+ ldd Ok
0515 1+002 std 02
0516 2200 ldc 00
0517 020U 02014-
0520 0300 nop
0521 0701 sbn 01
0522 6501 nzb 01




0527 6055 zjf 55
Load -13 in count 2.
Subtract X and Y lower and store result
on cell 02.
First bit is a one bit. No shift is
necessary. Store exponent in cell
01. Time delay.
Shift cell 02 until first bit is a one
bit. Modify count 2 for each shift.
Form exponent and store in cell 01.
Zero check count 1.
Count 1 delay loops.
Zero check count 2.
Count 2 dealy loops.
Return jump to main program.
Y is much greater than X. Load Y in
cells 01 and 02, dealy and re-
turn jump to main program.
Count 1 stowage.
Shift stowage.
Mask and count 2 stowage.
Exponents equal. Jump to 060k.
A-9

0530 071^ sbn lk
0531 k$ok stb 0*+
0532 62kk pjf kk
0533 oUoo ldn 00
053^ U306 stb 06
0535 W+oU srd Ok
0536 U710 srb 10
0537 5711 aob 11
X exponent larger. Form shift'.
X is much larger than Y. Jump to 0576.
Zeroize mask.
!
Shift Y lower to equalize exponents.
Form mask. No. of shifts f shift.
05>+0 5713 aob 13
05^1 650U nzb 0k
O5U2 200^ ldd Ok Mask and restore Y lower.
05^3 1315 lpb 15
05I+I+ UOOU std Ok
05^5 0513 lcn 13 Load -13 in count 2.
05^6 1+320 stb 20
O5U7 2^02 led 02 Subtract X and Y lower and store re-
0550 3I4-0U sbd Ok suit in cell 02.
0551 ^002 std 02
0552 6205 pjf'05
0553 0^02 ldn 02 Time delay.
055^ 0701 sbn 01
0555 6501 nzb 01
0556 6007 zjf 07
0557 5731 aob 31 Shift cell 02 until first bit is a
0560 J+U02 srd 02 one bit. Modify count 2 for each
0561 6602 pjb 02 shift.
0562 233^ ldb 3k Form exponent and store in cell 01.
0563 0613 adn 13
056^ 5001 rad 01
0565 2*4-02 led 02 Answer is negative. Complement and
0566 1+002 std 02 restore cell 02.
0567 27l+3 leb 1+3 Modify count 1 to equalize delay.
0570 0601 adn 01
0571 ^3^5 stb 14-5
0572 2200 ldc 00 Modify program for proper jump.
0573 6531 6531
O57U I+3I+7 stb 1+7 Jump back to counts 1 and 2 dealy loops
0575 6550 nzb 50




0601 0701 sbn 01
0602 6501 nzb 01
0603 7007 dpi 07
060k 0515 lcn 15 X and Y exponents equal. Form count 3«
0605 I+2U5 stf k3
0606 21+02 led 02 Subtract X and Y lower and store in
0607 3I+0I+ sbd 0k cell 02.
A-10

0610 U002 std 02
0611 6105 nzf 05
0612 U001 std 01
0613 2200 ldc 00
06lk 0201 0201
0615 613U nzf 3U
0616 631I+ njf Ik
0617 5633 aof 33
0620 UU02 srd 02
0621 6602 pjb 02
0622 2^02 led 02
0623 1+002 std 02
062U 2226 ldf 26
0625 0615 adn 15
0626 5001 rad 01
0627 0300 nop




X is greater than Y. Left shift cell 02
until first bit is a one bit. Modify
count 3 for each shift.
Form exponent and store in cell 01.
,'
Time delay.
0630 0^00 ldn 00
0631 6013 zjf 13
0632 2^02 led '02 X is less than Y. Left shift cell 02
0633 U002 std 02 until first bit is a one bit.
063U 5616 aof 16 Modify count 3 for each shift.
0635 W+02 srd 02
0636 6602 pjb 02
0637 2613 lef 13 Form exponent and store in cell 01.
06^0 0715 sbn 15
06Ul 3003 add 03
06k2 U001 std 01
06U3 0300 nop Count 3 delay loops.
06kk 5606 aof 06
06U5 ^205 stf 05
06^6 6502 nzb 02
06U7 2200 ldc 00 Time delay.
0650 0117 0117
0651 6551 nzb 51
0652 0000 Count 3 stowage.
0653 2U-03 led 03 Subtract upper parts and store result in
065U 3I+OI sbd 01 count 1. NOTE: X is positive and Y is
0655 U267 stf 67 for 0653 to 1076.
0656 6071 zjf 71 Exponents equal. Jump to 07^7-
0657 6271 pjf 71 Y larger than X. Jump to 0750..
0660 061I+ adn lk Add lk to count 1 to form shift.
0661 605U zjf 5U X is much larger than Y. Jump to 0735.
0662 635U njf 5^
0663 1600 sec 00 Complement and restore shift.
066U 7777 7777
0665 1+260 stf 60
0666 OUOO ldn 00 Zeroize mask.
0667 U257 stf 57
A-ll

0670 kkok srd Ok
0671 U655 srf 55
0672 565U aof 5b
0675 5652 aof 52
067^ 650U nzb Ok
0675 2U0U led Ok
0676 1250 lpf 50
0677 UooU std Ok
0700 0513 len 13
0701 i+2^5 stf 1+5
0702 2002 ldd 02
0703 3U0^ sbd 0*4-
070^ U002 std 02
0705 6205 PJf 05
0706 0*4-02 ldn 02
0707 0701 sbn 01
0710 6501 nzb 01
0711 6007 zjf 07
0712 563U aof 3k
0713 1+U02 srd 02
071^ 6602 pjb 02
0715 2631 lef 31
0716 0713 sbn 13
0717 5001 rad 01
0720 222U ldf 2k
0721 6006 zjf 06
0722 0U0U ldn Ok
0723 0701 sbn 01
072h 6501 nzb 01
0725 5617 aof 17
0726 650U nzb Ok
0727 2217 ldf 17
0730 600*4- zjf Ok
0731 U21U stf Ik
0732 5611+ aof Ik
0733 6502 nzb 02
073^ 7007 OPi 07
0735 0300 nop




07^1 0701 sbn 01
07U2 65QI nzb 01




07^7 6062 zjf 62
Shift Y lower to equalize exponents
Form mask. No. shifts = Shift.
Mask and restore Y lover.
Load -13 in count 2.
Subtract lover parts and store in
cell 02.
First bit is a one bit. No shift is
needed. Time delay.
Left shift cell 02 until first bit is
a one bit. Modify count 2 for each
shift.
Form exponent and store in cell 01.
Zero check count 1.
Count 1 delay loops.
Zero check count 2.
Count 2. delay loops
.
Return jump to main program.
X is much larger than Y. Delay and
return jump to main program.
Count 1 storage.
Shift storage.
Mask and count 2 storage.
Exponents equal. Jump to 1017'
A-12

0750 071^ sbn Ik
0751 1+30^ stb OU
0752 62U5 pjf k5
0753 0U00 ldn 00
075^ I+306 stb 06
0755 1+1+02 srd 02
0756 U710 srb 10
0757 5711 aob 11
0760 5713 aob 13
076l 650U nzb 0l+
0762 2002 ldd 02
0763 1315 lpb 15
076U 1+002 std 02
0765 0513 lcn 13
0766 ^320 stb 20
0767 21+01+ led 01+
0770 3^02 sbd 02
0771 U002 std 02
0772 6205 Pjf 05
0773 2003 ldd 03
077^ U001 std 01
0775 2003 ldd 03
0776 6110 nzf 10
0777 5731 aob 31
1000 1+1+02 srd 02
1001 6602 pjb 02
1002 233^ ldb 3^
1003 0613 adn 13
100U 3003 add 03
1005 U001 std 01
1006 21+02 led 02
1007 1+002 std 02
1010 27^!+ leb 1+1+
1011 0601 adn 01
1012 I+3U6 stb 1+6
1013 0300 nop
101U 6002 zjf 02
1015 6575 nzb 75
1016 6U76 zjb 76
1017 2OO3 ldd 03
1020 U001 std 01
1021 2001+ ldd 0l+
1022 1+002 std 02
1023 2200 ldc 00
102U 0201 0201
1025 0300 nop
1026 0701 sbn 01
1027 65OI nzb 01
1 much larger than X. Jump to 1017
.
Zeroize mask.
Shift X lower to equalize exponents
Form mask. No. shifts = Shift.
Mask and restore X lover.
Load -13 in count 2.
Subtract
.
lover parts and store result
in cell 02.
First bit is a one bit. No shift is
necessary. Store exponent in cell
01.
Time delay.
Left shift cell 02 until first bit is
a one bit. Modify count 2 for each
shift.
Form exponent and store in cell 01.
Complement and restore cell 02.
Modify count 1 to equalize time delay.
Jump to count 1 z: id 2 delay loops
Y is much larger than X. Store Y in
cells 01 and 02, delay and return

























































































































Load -15 in count 3*
Subtract lover parts and store result
in cell 02.
X and Y are equal. Answer is ;zero. Jump
to delay routine.
X is larger than Y. Shift complement
02 until first bit is a one bit.
Modify count 3 for each ' shift
.
i .... V
Form exponent and store in cell 01.
Y is larger than X. Shift - -11 02
until first bit is a one bit.
Modify count 3 for each shift.
Complement and restore cell 02.
Form exponent and store in cell 01.
Count 3 delay loops
Time delay.
Count 3 stowage.
X and Y are positive
sign check.
Delay and store
X and Y are negative. Complement and



































Subtract exponents and store result in
count.
•
Exponents are equal. Jump to 1206.
Y is larger than X. Jump to 1207.
Add lk to count to form shift.
X is much larger than Y. Jump to 120*+
.














1136 5&+5 aof 1+5


















































Shift Y lower to equalize exponents.
Form mask. No. of shifts '= Shift.
Mask Y lower and restore
Mask first bit of X lower and add Y
lower
No overflow. Replace first one bit.
Time delay.
There is overflow. Right shift one
place and replace first one bit.




1170 2211 ldf 11
1171 6oo6 zjf 06
1172 0U01+ ldn OU
1173 0701 sbn 01
lXJk 6501 nzb 01
1175 560I+ aof Ok
1176 650k nzb OU








120U 0501 lcn 01
1205 6355 njf 55
1206 6066 zjf 66
1207 071^ sbn Ik







X is much larger than Y. Jump to 1262.
Exponents equal. Jump to 127*+.
Y is larger than. X. Form shift.
1210 U306 stb 06
1211 625I+ pjf 5k Y is much larger than X. Jump to 1265
1212 0U00 ldn 00 Zeroize mask.
1213 1+310 stb 10 ,
12lU 1+1+02 srd 02 Shift X lower to equalize exponents
.
1215 1+712 srb 12 Form mask. No. of shifts = Shift.
12l6 5713 aob 13
1217 5715 aob 15
1220 650I+ nzb 0l+
1221 2002 ldd 02 Mask and restore X lower.
1222 1317 Ipb 17
1223 1+002 std 02 .
122U 2003 Idd 03 Store exponent in cell 01.
1225 1+001 std 01
1226 2325 ldb 25 Modify count to equalize delay.
1227 0701 sbn 01
1230 6103 • nzf 03 Zero check oount.
1231 0300 nop Time delay.
1232 6003 zjf 03
1233 1600 sec 00 Complement and restore count.
123^ 7777 7777
1235 U33I+ stb 3k
1236 0300 nop Mask first bit of Y lower and add
1237 2001+ ldd Ok X lower.
121+0 121+1 lpf 1+1
12U1 3002 add 02 Jump back to over flow check routine.
121+2 6572 nzb 72
12^3 01+23 ldn 23 Time delay.
12UU 0300 nop
1
I2U5 0701 sbn 01
121+6 6501 nzb 01
121+7 231+7 ldb 1+7 Check sign of answer.
A-16

12p0 6105 nzf 05
1251 QkOk ldn OU
1252 0701 sbn 01
1253 6501 nzb 01
125^ 6005 zjf 05
1255 2U01 led 01
1256 U001 std 01
1257 2U02 led 02
1260 U002 std 02
126l 7007 OPi 07
1262 2200 ldc 00
1263 0161+ Ol61|
126^ 6517 nzb 17
1265 2003 ldd 03
1266 1+001 std 01
1267 200U ldd Ok
1270 U002 std 02
1271 2200 ldc 00
1272 0157 0157
1273 6527 nzb 27
127U 2002 ldd 02
1275 0111 Is 6
1276 0110 Is 3
1277 0103 Is 2
1300 1200 lpc 00
1301 3777 3777
1302 U002 std 02
1303 200^ ldd OU
130U 0111 Is 6
1305 0110 Is 3
1306 0103 Is 2
1307 1306 lpb 06
1310 5002 rad 02
1311 5^01 aod 01
1312 2200 ldc 00
1313 0152 0152
131^ 6550 nzb 50
1315 0U00 ldn 00
1316 U261 stf 6l
1317 ^261 stf 6l
1320 U261 stf 6l
1321 U261 stf 6l
1322 2U01 led 01
1323 6307 njf 07
132h U001 std 01
1325 21+02 led 02
1326 U002 std 02
1327 0^01 ldn 01
Answer is positive. Time delay and
return Jump to main program.
Answer is negative. Complement and
restore cells 02 and 01. Return
jump to main program.
X is much larger than Y. Jump to d
delay routine.
Y is much larger than X. Load Y in
cells 01 and 02 ,and jump to
delay routine.
Exponents are equal. Right shift
X and Y lower one place and
add. Store result in cell 02.
Modify exponent.
.
Jump to delay routine.
zeroize temp, storage BEGIN FMU
load first argument (upper)
test for neg or positive
store positive arg
compl and store lower
remember first number neg
A-17

1330 U251 stf 51
1331 6206 pjf 06
1332 2200 ldc 00
1333 0005 Q005
133^ 0701 sbn 01
1335 65OI nzb 01
1336 0300 nop
1337 2002 ldd 02
13^0 6106 ' nzf 06
13^1 2200 ldc 00
13^2 OU77 OU77
13^3 0701 sbn 01
13UU 6501 nzb 01
13^5 7007 jpi 07
l}h6 2U03 led 03
13^7 6307 njf 07
1350 U003 std 03
1351 2U0U led Ok
1352 Uoou std.O^
1353 0501 len 01
135^ 5225 raf 25
1355 6206 pjf 06
1356 2200 ldc 00
1357 0005 0005
1360 0701 sbn 01
1361 6501 nzb 01
1362 0300 nop
1363 200U ldd Ok
136U 6111 nzf 11
1365 U001 std 01
1366 1+002 std 02
1367 2200 ldc 00
1370 0U62 0U62
1371 0701 sbn 01
1372 65OI nzb 01
1373 0300 nop
137^ 7007 JPi 07
1375 05lU len Ik





1U03 1+301 stb 01
1U0U U705 srb 05
1U05 2305 ldb 05
1^06 6207 Pjf 07
1U07 1200 lpc 00
orig number pos - delay
zero test first arg
repeat tests on second arg
jump over temp storage
store bit count (-1*0
shift lower ans left one
load upper ans
check need for carry to upper




1U11 U311 stb 11
1U12 5713 aob 13
1*U3 0*K)1 Idn 01
lUlU 6205 Pjf 05
IU15 2200 Idc 00
lkl6 000U 000U
1^17 0701 sbn 01
1U20 6501 nzb 01
1U21 V721 srb 21
1^22 200l4 ldd OU
1U23 6220 pjf 20
1^21+ 2002 ldd 02
1*4-25 5325 rab 25
lU-26 1U02 lsd 02
1U27 0201 lpn 01
1^-30 6006 zjf 06
1U31 5732 aob 32
1U32 0501 lcn 01
1^33 5333 rab 33
IU3U o^:_ ldn 01
1^35 6212 pjf 12
1U36 2200 ldc 00
1^37 0003 0003
lUto 0701 sbn 01
lUhl 6501 nzb 01
lUl+2 6205 PJf 05
1^3 2200 ldc 00
lUUU 0010 0010
l¥+5 0701 sbn 01
lkh6 6501 nzb 01
1UU7 UUoU srd 0^
li+50 57^6 aob k6
1^-51 67^5 njb U5
1U52 2351 ldb 51
1^53 U203 stf 03
1^ 6203 pjf 03
1^55 6302 njf 02
1^56 0000
1^57 2003 ldd 03
1U60 3600 sbc 00
1U61 2000 2000
1U62 5001 rad 01
1U63 63U6 njf h6
lh6k 2365 ldb 65
1U65 6107 nzf 07
1U66 0501 lcn 01
1U67 5001 rad 01
place into lower
execute carry
set up and jump back
delay
begin next bit multiplication
if next bit zero, no multiplication this loop
add to lower ans
check for occurrance ' of end around carry




return for next bit mult; if no jump, coef mult comp!
restore sign record for later ref
add exponents
adjusts for zero coef
reduce exp by one
A-19

11+70 6j>hl njf Ul
IU71 0500 lcn 00 ' zeroize coef
IU72 1+002 std 02
1U73 6307 njf 07
IL+7U 1+002 std 02
IU75 2200 ldc 00 delay'
IU76 0002 0002
lVn 0701 sbn 01
1500 6501 nzb 01
1501 0300 nop
1502 2002 ldd 02
1503 6305 njf 05
I50U W+02 srd 02 left justify coef and adj exp
1505 0501 lcn 01 •
1506 5001 rad 01
1507 6205 pjf 05
1510 2200 ldc 00
1511 0003 0003
1512 0701 sbn 01
1513 65OI nzb 01
151^ 2336 ldb 36 examine sign of ans
1515 6006 zjf 06
1516 2U01 led 01 complement ans upper and lower if sign is neg
1517 ^001 std 01
1520 2U02 led 02
1521 U002 std 02
1522 6206 pjf 06
1523 2200 ldc 00
152U 0001+ 0001+
1525 0701 sbn 01
1525 6501 nzb 01
1527 030C nop
1530 7007 jpi 07 return to M.P.
1531 0501 lcn 01
1532 7777 hit 77 •
1533 0U-00 ldn 00 zeroize temp storage BEGIN FDV
I53U U26l stf 6l
1535 ^26l stf 6l
1536 2U03 led 03 "test arguments as for. FMU EXCEPT DIVISOR =0
1537 6307 njf 07 gives error halt
15^0 1+003 std 03 ,'
I5U1 2U0U led Ok
15U2 UOOU std'OU
15^3 0U01 ldn 01
I5UU U252 stf 52
15^5 6206 pjf 06






1550 0701 sbn 01
1551 6501 nzb 01
1552 0300 nop
1553 200U ldd 0l+
155^ 6036 zjf 36
1555 2^01 led 01
1556 6307 njf 07
1557 U001 std 01
1560 21+02 led 02
156l U002 std 02
1562 0501 len 01
1563 5233 raf 33
156U 6206 pjf 06 .
1565 2200 ldc 00
1566 0005 0005
1567 0701 sbn 01
1570 6501 nzb 01
1571 0300 nop •
1572 2002 ldd 02 •
1573 6110 nzf 10
157^ U001 std 01
1575 2200 ldc 00 '
1576 02U2 02^2
1577 0701 SDI'i 01
1600 65OI nzb 01
1601 0300 nop
1602 7007 JPi 07
1603 051U len lU set counter
160K h210 stf 10
1605 2002 ldd 02 coef check f
1606 3U0U sbd OU
1607 6210 pjf 10 coef OU grea
1610 5U03 aod 03
1611 61^2 nzf ^t-2 jump to 1653
1612 0500 len 00




1617 2200 ldc 00 delay
1620 0002 0002
1621 0701 sbn 01
1622 6501 nzb 01
1623 2002 ldd 02
162k 3U0U sbd OU
1625 6305 njf 05 jump to 1632
1626 U002 std 02







1630 0U01 ldn 01
1631 6206 pjf 06




163U 0701 sbn 01
1635 6501 nzb 01
1636 0300 nop
1637 5723 aob 23 increase counter by one
16U0 6220 pjf 20 coef div compl; jump to l66o
l6hl hrJ2k srb 2h . on 1615
16U2 2002 ldd 02
16^3 6310 njf 10 jump to 1653
l6kh Uh02 srd 02
16U5 6721 njb 21 jump to l62h
l6h6 2200 ldc 00
16U7 000U 000U
1650 0701 sbn 01
1651 65OI nzb 01
1652 6613 pjb 13 jump to 1637
1653 Ul+02 srd 02
165U 3I+0U sbd OU
1655 U002 std 02
1656 0U01 ldn 01
1657 6630 pjb 30
1660 2200 ldf 00 form exponent
1661 2001 ldd 01
1662 3^03 sbd 03
1663 5001 rad 01
166U 6752 njb 52
1665 2350 ldb 50 place coef of ans in 0002
1666 1+002 std 02
1667 2351 ldb 51 check for sign of ans
1670 6107 nzf 07
1671 2200 ldc 00
1672 0003 0003
1673 0701 sbn 01
167U 6501 nzb 01
1675 0300 nop
1676 6005 zjf 05
1677 2U01 led 01 compl for neg ans
1700 U001 std 01
1701 21+02 led 02
1702 U002 std 02




STATE GENERATOR AND TEST
lemmas approximation between samples, as follows:
© . ®&j££ A II-l
@A are the average of four samples taken as quickly as
,3 m sec/sample) „ The time, At, between 9B and 9A is
Le times, or at 6.4 second/cycle time, 5,376 u sec.
2, Memory requirements.
Lower memory;; 01»Q4, 07, 10, 20-47, and 61-67.
Load State Generators 2000-2322.
Load Omtput Sections 2323=2357.
3o Sanbr^tineg required .
Constant Time Floating Point Arithmetic Package. (APP. I)
A cpick "Divide-by-4" routine;, included with this appendix.
4^ The programs for the state generator and the "Divide-by- 4"




1761 7500 exf 00
1762 lUOl 1U01
1763 7600 ina 00
176U 1+262 stf 62
1765 7500 exf 00
1766 1U01 1U01
1767 7600 ina 00
1770 U257 stf 57
1771 7500 exf 00
1772 lUoi lUOl
1773 7600 ina 00
177*+ ^25^ stf $k
1775 7500 exf 00
1776 1U01 lUOl
1777 7600 ina 00
2000 1+251 stf 51
2001 1+001 std 01
2002 0101 pta
2003 060k adn 0U
200*+ U007 std 07
2005 706l jpi 61
2006 2001 ldd 01
2007 ^021 std 21
2010 22*+0 ldf UO
2011 U001 std 01
2012 0101 pta
2013 060U adn Ok
20lU 1+007 std 07
2015 706l jpi 6l
2016 2001 ldd 01
2017 5021 rad 21
2020 2227 ldf 27
2021 1+001 std 01
2022 0101 pta
2023 060I+ adn 01+
2021+ U007 std 07
2025 706l jpi 6l
2026 2001 ldd 01
2027 5021 rad 21






2031 U001 std 01
2032 -oioi pta ,
2033 06oh adn 0^




2036 2001 ldd 01
2037 5021 rad 21 9A avg in 0021
20U0 2600 lcf 00
20*+l Ok6h ldn 6h
20^2 0601 adn 01,
20^3 65OI nzb 01
20UU 0300 nop





2052 7500 exf 00
2053 1^01 lUOl
205^ 7600 ina 00
2055 ^256 stf 56
2056 7500 exf 00
2057 1^01 1U01
2060 76OO ina 00
206l U253 stf 53
2062 7500 exf 00
2063 1U01 1U01
206U 7600 ina 00
2065 U250 stf 50
2066 7500 exf 00
2067 1U01 1U01
2070 7600 ina 00
2071 ^2^5 stf k3
2072 Uooi std 01
2073 0101 pta
207^ O60U adn OU
2075 ^007 std 07
2076 706l jpi 6l
2077 2001 ldd 01
2100 ^022 std 22
2101 223U ldf 3*+
2102 U001 std 01
2103 0101 pta
210U- 060U adn OU
2105 U007 std 07
2106 706l JPi 6l
2107 2001 ldd 01 •
2110 5022 rad 22
A-25

2111 2223 Idf 23
2112 1+001 std 01
2113 0101 pta
211k O60U adn 0l+
2115 1+007 std 07
2116 7061 Jpi 61
2117 2001 ldd 01
2120 5022 rad 22
2121 2212 ldf 12
2122 1+001 std 01
2123 0101 pta
212U 060U adn 0l+
2125 1+007 std 07
2126 7061 jpi 61
2127 2001 ldd 01
2130 5022 rad 22 OB avg in 00
2131 6206 pjf 06






2lUo 31+21 sbd 21
2lUi 1+02U std 2U 9B - Ok
21*+2 0101 pta
21*43 0605 adn 05
211+1+ 1+007 std 07
21-1+5 2021+ ldd 2l+
21*+6 7066 jpi 66 9B - 9A to fl
21U7 2001 ldd 01
2150 1+030 std 30
2151 2002 ldd 02
2152 1+031 std 31
2153 201+U ldd 1+1+
215*+ 1+003 std 03
2155 201+5 ldd 1+5
2156 1+OOU std Ol+
2157 0101 pta
2l6o 0601+ adn OU
2l6l 1+007 std 07
2l62 7065 jpi 65 OB DOT formed
2163 2001 ldd 01
2l6h 1+032 std 32
2165 2002 ldd 02
2166 1+033 std 33




2171 7600 ina 00
2172 U256 stf 56
2173 7500 exf 00
217U ltoi ltoi
2175 7600 ina '00
2176 U253 stf 53
2177 7500 exf 00
2200 ltoi ltoi
2201 7600 ina 00
2202 U250 stf 50
2203 7500 exf 00
220U lUoi ltoi
2205 7600 ina 00
2206 U2U5 stf 1+5
2207 toOl std 01
2210 0101 pta
2211 060U adn Ok
2212 to07 std 07
2213 706l jpi 6l'
22lU 2001 ldd 01
2215 to23 std 23
2216 223U ldf 3^
2217 toOl std 01
2220 0101 pta
2221 060k adn OU
2222 U007 std 07
2223 7061 jpi 6l
222U 2001 ldd 01
2225 5023 rad 23
2226 2223 ldf 23
2227 toOl std 01
2230 0101 pta
2231 060U adn OU
2232 U007 std 07
2233 706l Jpi 6l
223^ 2001 ldd 01
2235 5023 rad 23
2236 2212 ldf 12
2237 tool std 01
22U0 0101 pta >
22^1 060k adn OU
22U2 U007 std 07
22U3 706l jpi 6l
22^U 2001 ldd 01
22>+5 5023 rad 23 OC avg in 0023
22U6 6206 pjf 06








2255 3^22 sbd 22 ' 0C - 93 formed
2256 U025 std 25
2257 0101 pta
2260 0605 adn 05
2261 U007 std 07
2262 2025 ldd 25
2263 7066 Jpi 66 0C - OB to fl<
226U 2001 ldd 01
2265 U03U std J>h
2266 2002 ldd 02
2267 1+035 std 35
2270 20U1+ ldd kh
2271 U003 std 03
2272 20U5 ldd U5
2273 Uoou std Ok
227^ 0101 pta
2275 060U adn 0U-
2276 1+007 std 07
2277 7065 jpi 65 OC DOT formed
2300 2001 ldd 01
2301 U036 std 36
2302 2002 ldd 02
2303 U037 std 37
continue to OUTPUT ROUTINE or CONTROL PROGRAM.
A-28

SUBROUTINE DIVIDE BY FOUR
170U 2001 lcia 01 pick-up argument
1705 6212 pjf 12 sign check
1706 0111 Is 6 *)
1707 0110 Is 3 f divide by h
1710 0102 Is 1 J
1711 1200 lpc 00 1 rra.sk
1712 1777 1777
1713 3200 adc 00 extend negative sign Mt
171^ 6000 6000
1715 U001 std 01 store ansvar
1716 6312 njf 12 jump t" positive nath
1717 0111 Is 6 1
1720 0110 Is 3 (.divide by h
1721 0102 Is 1 J
1722 1200 lpc 00 ? mask
1723 1777 1777
172U 1+001 std 01 store answer
1725 0300 nop 71726 0300 nop > time delay
1727 0300 nop J
1730 7007 JPi 07 return jump to M.P.
Jump into and return Jump out of this subroutine in
the same manner as for the floating point routines.
A-29

OUTPUT ROUTINE FOR DOT
2353 2036 ldd 36
235U l+OOl std 01
2355 2037 ldd 37
2356 ^002 std 02
2357 2200 ldc 00
2360 2002 2002
2361 1+003 std 03
2362 2200 ldc 00
2363 6221 6221
236U U00*+ std OU
2365 0101 pta
2366 oSoh adn 0*+
2367 U007 std 07
2370 7065 JPi 65 divide out w; normalize
2371 0101 pta
2372 O60U adn OU
2373 1+007 std 07
237^ 7067 JPi 67 G DOT to fixed point
2375 0300 nop
2376 1+020 std 20
2377 7500 exf 00
2U00 2U01 2^01
21+01 730^ out Ol+
2U02 0021 0021
2U03 6103 nzf 03
2U01+ 6002 zjf 02 ,
21+05 0020 0020 1
21+06 7010 jpi 10
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